SystemC::Netlist SystemC Netlist
Download

SystemC::Netlist Ranking & Summary

SystemC::Netlist Tags

Perl module perl Netlist SystemC SystemC Netlist

SystemC::Netlist Description

SystemC Netlist SystemC::Netlist is a Perl module that contains interconnect information about a whole design database.SYNOPSIS use SystemC::Netlist; # See Verilog::Netlist for base functions $nl->autos(); $nl->exit_if_error();The classes of SystemC::Netlist parallel those of Verilog::Netlist, which should be seen for all documentation.The database is composed of files, which contain the text read from each file.A file may contain modules, which are individual blocks that can be instantiated (designs, in Synopsys terminology.)Modules have ports, which are the interconnection between nets in that module and the outside world. Modules also have nets, (aka signals), which interconnect the logic inside that module.Modules can also instantiate other modules. The instantiation of a module is a Cell. Cells have pins that interconnect the referenced module's pin to a net in the module doing the instantiation.Each of these types, files, modules, ports, nets, cells and pins have a class. For example SystemC::Netlist::Cell has the list of SystemC::Netlist::Pin (s) that interconnect that cell. Requirements: · Perl

SystemC::Netlist Related Software